Title: Advanced compact modeling of the deep submicron technologies, Journal of Telecommunications and Information Technology, 2000, nr 3,4


The technology of CMOS large-scale integrated circuits (LSI’s) achieved remarkable advances over last 25 year and the progress is expected to continue well into the next century. The progress has been driven by the downsizing of the active devices such as MOSFETs. Approaching these dimensions, MOSFET characteristics cannot be accurately predicted using classical modeling methods currently used in the most common MOSFET models such as BSIM, MM9 etc, without introducing large number of empirical parameters. Various physical effects that needed to be considered while modeling UDSM devices: quantization of the inversion layer, mobility degradation, carrier velocity saturation and overshoot, polydepletion effects, bias dependent source/drain resistances and capacitances, vertical and lateral doping profiles, etc. In this paper, we will discuss the progress in the CMOS technology and the anticipated difficulties of the sub-0.25 mm LSI downsizing. Subsequently, basic MOSFET modeling methodologies that are more appropriate for UDSM MOSFETs will be presented as well. The advances in compact MOSFET devices will be illustrated using application examples of the EPFL EKV model.


Instytut Łączności - Państwowy Instytut Badawczy, Warszawa



Resource Identifier:

ISSN 1509-4553, on-line: ISSN 1899-8852 ; oai:bc.itl.waw.pl:1641


Journal of Telecommunications and Information Technology



Rights Management:

Biblioteka Naukowa Instytutu Łączności

Object collections:

Last modified:

May 20, 2014

In our library since:

May 20, 2014

Number of object content hits:


All available object's versions:


Show description in RDF format:


Show description in OAI-PMH format:


Objects Similar



Citation style:

This page uses 'cookies'. More information